



NLA CFL-H & N17P SYSTEM DIAGRAM





CFL-H Processor (CLK,MISC,JTAG)

Processor pull-up (CPU)



Host CLK:

Trace length < 11000 mils
 Trace spacing = 15 / 20 mils, Impedance 85 ohm_{UX1E}






PROCHOT# (50ohm)
Cb need placement near VR

Layout Notes:

H_PWRGD (50ohm)
 Trace Length: 1~11 inches
 CPU_PLTRST# (50ohm)
 Trace Length: 10~17 inches
 PM_SYNC (50ohm)
 Trace Length: 1~11.25 inches


CPU CORE SVID

Layout note:
 1.Need routing together
 2.ALERT need between CLK and DATA.

THERMTRIP# (50ohm)
Trace Length: 1.1~12 inches
Rb need placement near PCH


HWPDP

Ra close to CPU side
 H_VCCST_PWRGD trace 0.3" - 1.5"



CPU VDDQ

Note: please keep plane is enough for VDDQ 2.8A




	CFG[4]	Ra
EDP Output from DGPU	Hi	Non Stuff
EDP Output from iGPU	Low	Stuff

Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

0 Enable; SET DFX ENABLED BIT IN DEBUG
 1, Disable;



Design Note(CFG_RCOMP):
 DEFENSIVE DESIGN 50-OHM FOR R40PR (SV REQ)

Configuration Signals:

The CFG signals have a default value of '1' if not terminated on the board.

CFG[0]	CFG[2]	CFG[4]	CFG[6,5]	CFG[7]
Stall reset sequence after PCU PLL lock until de-asseted	PCI Express Static Lane Reversal	eDP enable	PCI Express Bifurcation	PEG defer training
Note that some of the Intel reference designs board might connect CFG[0] to HOOK[2]. This route is not needed on a Oxm board.	x1 = Normal operation x0 = Lane numbers reversed	x1 = Disabled x0 = Enabled	x0 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express	x1 = PEG train follow RESETB de-asseted x0 = PEG wait for BIOS fro training



PROJECT : NLA
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	CFL-177 (JTAG/MISC)	1A
Date: Monday, April 05, 2018	Sheet 2 of 56	

CFL-H Processor (DMI, PEG, FDI)

+1.2VSUS [2,6,10,17,18,43,45]
 +3VSS [10,12,14,28,30,31,32,34,38,42,43,44,45,46,50,55]
 +3V [9,10,11,13,14,16,17,18,21,22,26,28,29,34,35,36,37,38,39,46,49,50,54,55]

Layout Note: PEG_RCOMP

Max Trace length = 600 MILS
 Min Trace width = 5 MILS
 Trace spacing to others = 15 MILS

dGPU


DMI

DP for Type C


dGPU

DMI

eDP



CFL-H Processor (DDR4)




PROJECT : NLA
Quanta Computer Inc.

Size Custom	Document Number CFL 3/7 (DDR4 I/F)	Rev 1A
Date: Monday, April 09, 2018		Sheet 4 of 56

SKYLAKE Processor (POWER)


From CFL-H Power Map
+VCCGT Iccmax = 32A
+VCCGT IccPL2 = 25A




 +VCCGT [46,49]
 +1.2VSUS [2,6,10,17,18,43,45]

IO Thrm Protect
Location need thermal confirm

For CPU USE



For PIPE USE





 +VCCSA [46,49]



 +VCCIO [3,45]

 +1.2V/SUS [2,10,17,18,43,45]

Follow CFL-H Power Map 45W(GT2): VCCSA=11.1A

Follow CFL-H Power Map 45W: VDDQ=11.5A


Follow CFL-H Power Map45W: VCCIO = 6.4A











PROJECT : NLA
Quanta Computer Inc.

Size Custom	Document Number CFL 6/7 (POWER&GND)	Rev 1A
Date: Monday, April 09, 2018		Sheet 7 of 56



10



HSIO MUX PORT	
PCIE1-4	NC
PCIE5	NC
PCIE6	NC
PCIE7	NC
PCIE8	NC
PCIE9	
PCIE10	SSD PCIE * 4
PCIE11	
PCIE12	
PCIE13	NC
PCIE14	LAN
PCIE15	Wlan
PCIE16	Cardreader
PCIE17	HDD1
PCIE18-20	NC

SSD PCIE x4 LANE

LAN

SSD PCIE x4 LANE

SSD PCIE x4 (SATA0A) LANE

SSD PCIE x4 LANE

WLAN


CardReader

HDD1 (SATA2 6Gb/s)

GPIO35:
SSD SATA IF => High
SSD SATA IF => Low

For SSD Det (SATA0A)


BOM:SSD only



H_PECI (50ohm)
Trace Length: <0.5 inches
Ra,Ca need placement close to PCH.

BOM:DIS only

BOM:SSD only



BOM:SSD only

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA

SSD

Card Reader

WLAN

LAN

VGA


SSD

Card Reader

WLAN

LAN


PCH SPI ROM(CLG)



Place to TOP



9/6 Add RS453 = 100K ohm on PCH_SPI_CLK#




Pin Straps (Sheet 2 of 4)

Signal	Usage	When Sampled	Comment
GPP_B22 / GSP11_MOSI	Boot BIOS Strap Bit BBS	Rising edge of PCH_PWR0K	<p>This signal has a weak internal pull-down. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Bus0, Device31, Function0, offset DCH, bit 6).</p> <p>Bit 6 Boot BIOS Destination 0 SPI (Default) 1 LPC</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWR0K is high. If option 1 (LPC) is selected, BIOS may still be placed on LPC, but all platforms are required to have SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot. Boot BIOS Destination select to LPC by functional strap or using Boot BIOS Destination bit will not affect SPI accesses initiated by Intel ME or Integrated GbE LAN. This signal is in the primary well.
GPP_CS / SMLALERT#	eSPI or LPC	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down. 0 = LPC is selected (for EC). (Default) 1 = eSPI is selected (for EC).</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after RSMRST# de-asserts. This signal is in the primary well. <p>Warning: If this strap is configured to '0' (eSPI is disabled), the eSPI Flash Sharing Mode strap must be configured to '0' as well (SAFS is disabled).</p>
SP10_MOSI	Reserved	Rising edge of RSMRST#	<p>External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p>
GPP_H15 / SML3ALERT#	Reserved	Rising edge of RSMRST#	<p>External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p>
GPP_B23 / SML1ALERT# / PCHHOT#	Intel® DCI-OOB	Rising edge of RSMRST#	<p>This signal has an internal pull-down. 0 = Disable Intel® DCI-OOB (Default) 1 = Enable Intel® DCI-OOB.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after RSMRST# de-asserts. When used as PCHHOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling. <p>This signal is in the primary well.</p>
SP10_IO2	Reserved	Rising edge of RSMRST#	<p>External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p>

BOOT SELECT STRAP

This signal has a weak internal pull-down. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Bus0, Device31, Function0, offset DCH, bit 6).

HIGH: LPC
LOW: SPI. (Default)



[13] GPP_B22


ESPI/LPC SELECT STRAP

HIGH:eSPI is selected for EC.
LOW: LPC is selected for EC. (Default)

10/5 Del

RESERVED


External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



10/5 Del +1.8V_DEEP_SUS PULL HIGHT

RESERVED


External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



10/5 Del +1.8V_DEEP_SUS PULL HIGHT

RESERVED


This signal has an internal pull-down. 0 = Disable Intel® DCI-OOB (Default)
1 = Enable Intel® DCI-OOB



[10] SML1ALERT#_R

RESERVED

External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



10/5 Del +1.8V_DEEP_SUS PULL HIGHT


[10,14,36,41] +BAT_RTC

ESPI FLASH SHARING MODE

This signal has a weak internal pull-down. 0 = Master Attached Flash Sharing (MAFS) enabled (Default)
1 = Slave Attached Flash Sharing (SAFS) enabled.


Notes:

- The internal pull-down is disabled after RSMRST# de-asserts.
- This signal is in the primary well.



RESERVED


External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.




PROJECT : NLA
Quanta Computer Inc.



Size	Document Number	Rev
Custom	PCH 47 (GPIO/MISC)	1A
Date: Monday, April 09, 2018	Sheet 12 of 56	






Please follow below table to check Layout

Table 10-4. PCH-H Estimated I_{cc}^3 with Integrated 1.8V VRM Mode OFF (H Mobile SKUs)




Voltage Rail	Voltage (V)	80 Iccmax Current (A)	5V Icc Iccmax Current (mA)	50k Iccmax Current (mA)	Deep Sleep Icc Iccmax Current (mA)	IG3 (µA)
VCCAPL_IP05	1.05	0.034	0.2	0.801	0	0
VCCA_BCLK_IP05	1.05	0.007	0.1	0.087	0	0
VCCA_SRIC_IP05	1.05	0.141	0.3	0.838	0	0
VCCA_XTAL_IP05	1.05	0.005	0.544	0.195	0	0
VCCAMPHYPLL_IP05	1.05	0.114	0.4	1.192	0	0
VCCPRIM_IP05	1.05	4.174 HSDI Level Adder refer to table 10-7 column HALD	40.344	0.477A	0	0
VCCPRIM_MPHY_IP05	1.05	0.088	0.2	1.22	0	0
VCCDSW_IP05	1.05	0.01	0.2	0.001	0.2	0
VCCDSUB_IP05	1.05	0.33	1.288	16.373	0	0
VCCDIDA	3.3	0.007	0.1	4.908	0	0
VCCDSW_3P3	3.3	0.094	0.2	0.705	1.05	0
VCCPRIM_3P3	3.3	0.318	0.3	0.816	0	0
VCCGPRPA	3.3	0.085	0.1	0.103	0	0
VCCGPPBSC	3.3	0.286	0.2	0.232	0	0
VCCGPPD	3.3	0.117	0.1	0.109	0	0
VCCGPPREF	3.3	0.145	0.2	0.094	0	0
VCCGPPG_IP3	3.3	0.121	0.1	0.072	0	0
VCCGPPHIC	3.3	0.219	0.2	0.138	0	0
VCCPRIM_IP8	1.8	0.152 CWV Adder refer to table 10-1 column HALD	8.607	9.411	0	0
VC0RTC1	3.0	0.31mA	0.299	0.075	0.316	6
VC0CPI	3.3	0.042	0.1	0.153	0	0

Notes:

1. The VCC rail ICC data is taken at 3.0V while the system is in a mechanical off (G3) state at room temperature.
2. Iccmax estimates assumes 110 °C.
3. The Iccmax value is a steady state current that can happen after respective power ok has asserted (or reset signal has de-asserted).
4. Sx Icc Idle assumes PCH is Idle and ME is powered gated.
5. Sx Icc at 3.3V level is assumed. Sx Icc data at the 1.8 V and/or 1.5V level not measured.



[10,12,36,41] +BAT_RTC
[9,10,12,13,16,18,45] +3V_DEEP_SUS



Pin Straps (Sheet 1 of 4)

Signal	Usage	When Sampled	Comment
GPP_B14 / SPKR	Top Swap Override	Rising edge of PCH_PWROK	<p>The signal has a weak internal pull-down.</p> <p>0 = Disable "Top Swap" mode. (Default)</p> <p>1 = Enable "Top Swap" mode. This inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot-block. PCH will invert A16 (default) for cycles going to the upper two 64-KB blocks in the FWB or the appropriate address lines (A16, A17, or A18) as selected in Top Swap Block size soft strap.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWROK is high. Software will not be able to clear the Top Swap bit until the system is rebooted. The status of this strap is readable using the Top Swap bit (Bus0, Device31, Function0, offset DCH, bit4). This signal is in the primary well.
GPP_B18 / GSPiO_MOSI	No Reboot	Rising edge of PCH_PWROK	<p>The signal has a weak internal pull-down.</p> <p>0 = Disable "No Reboot" mode. (Default)</p> <p>1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWROK is high. This signal is in the primary well.
GPP_C2 / SMBALERT#	TLS Confidentiality	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)</p> <p>1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after RSMRST# de-asserts. This signal is in the primary well.

TOP SWAP OVERRIDE STRAP

The signal has a weak internal pull-down.

0 = Disable "Top Swap" mode (Default)

1 = Enable "Top Swap" mode. This inverts an address




TLS CONFIDENTIALITY ENABLED

This signal has a weak internal pull-down.

0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)

1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.



NO REBOOT IF SAMPLED HIGH

The signal has a weak internal pull-down.


0 = Disable "No Reboot" mode (Default)

1 = Enable "No Reboot" mode (PCH will disable TCO Timer system reboot feature). This function is useful when running ITP/XDP.

This signal has a weak internal pull-down.

0 = Enable security measures defined in the Flash Descriptor. (Default)

1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external Pull-up in manufacturing/debug environments ONLY.



Pin Straps (Sheet 3 of 4)

Signal	Usage	When Sampled	Comment
SPiO_I03	Reserved	Rising edge of RSMRST#	<p>External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.</p> <p>This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p>
HDA_SDO / I2SD0_TXD	Flash Descriptor Security Override	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Enable security measures defined in the Flash Descriptor. (Default)</p> <p>1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external Pull-up in manufacturing/debug environments ONLY.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWROK is high. This signal is in the primary well.
GPP_H12 / SMLALERT#	eSPI Flash Sharing Mode	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = Master Attached Flash Sharing (MAFS) enabled (Default)</p> <p>1 = Slave Attached Flash Sharing (SAFS) enabled.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after RSMRST# de-asserts. This signal is in the primary well. <p>Warning: This strap must be configured to '0' (SAFS is disabled) if the eSPI or LPC strap is configured to '0' (eSPI is disabled).</p>
GPP_I6 / DDPB_C-TRLDATA	Display Port B Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Port B is not detected. (Default)</p> <p>1 = Port B is detected.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWROK de-asserts. This signal is in the primary well.
GPP_I8 / DDPC_C-TRLDATA	Display Port C Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Port C is not detected. (Default)</p> <p>1 = Port C is detected.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWROK de-asserts. This signal is in the primary well.
GPP_I10 / DDPD_CTRLDATA	Display Port D Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Port D is not detected. (Default)</p> <p>1 = Port D is detected.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWROK de-asserts. This signal is in the primary well.
GPP_F23	Display Port F Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Port F is not detected. (Default)</p> <p>1 = Port F is detected.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PCH_PWROK de-asserts. This signal is in the primary well. This strap applies to platforms that support Display Port F only. Refer to the platform's processor documentation for info on Display Port F support.

Pin Straps (Sheet 4 of 4)


Signal	Usage	When Sampled	Comment
GPP_J4 / CNV_BRI_DT / UART0_RTS#	XTAL Frequency Select	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>An external pull-up is required on this strap since 38.4 MHz XTAL is not supported on the PCH.</p> <p>0 = 38.4 MHz XTAL frequency selected. (Default)</p> <p>1 = 24MHz XTAL frequency selected.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after RSMRST# de-asserts. This signal is in the primary well.
GPP_J6 / CNV_RGL_DT / UART0_TXD	M.2 CNV Mode Select	Rising edge of RSMRST#	<p>An external pull-up or pull-down is required.</p> <p>0 = Integrated CNVi enable.</p> <p>1 = Integrated CNVi disable.</p>
GPP_J9	1.8V VCCSPI	Rising edge of RSMRST#	<p>The signal has a weak internal pull-down.</p> <p>0 = VCCSPI is connected to 3.3V rail</p> <p>1 = VCCSPI is connected to 1.8V rail</p> <p>Note: If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os</p>
GPD7	Reserved	Rising edge of DSW_PWROK	<p>External pull-up is required. Recommend 100K.</p> <p>This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling</p>

M.2 CNVi Mode Select

An external pull-up or pull-down is required.

0 = Integrated CNVi enable.

1 = Integrated CNVi disable.




XTAL Frequency Select

This signal has a weak internal pull-down.

An external pull-up is required on this strap since 38.4 MHz XTAL is not supported on the PCH.

0 = 38.4 MHz XTAL frequency selected. (Default)

1 = 24MHz XTAL frequency selected.




GPP_J9 1.8V VCCSPI:

The signal has a weak internal pull-down


0 = VCCSPI is connected to 3.3V rail



1 = VCCSPI is connected to 1.8V rail


Note: If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os















[illegible]


	PROJECT : NLA Quanta Computer Inc.		
	Size	Document Number	Rev
		N17P-G0-A1-3/9	1A
Customer	Date: Monday, April 04, 2005	Sheet	21 of 26




Near GPU




Under GPU



for GC6




90 ohm +/- 1% Impedance




NVDD POWER GOOD LOOPBACK


GPU All power good

Overt temp ckt for NVDD and NVDDS




For Power off sequence





Channel 0
<0~31>

MF=0 Non-mirrored

Channel 1
<32~63>

MF=1 mirrored






Table 9.4 GDDR5 Command Mapping (GB4C-128 & GB2C-64 packages)

Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	AB1*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RAS*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*


Table 9.5 GDDR5 DEBUG Command Lines

Command Ball on GPU	DRAM Signal Definition
FBA_CMD32 (do not connect to DRAM)	(not used)
FBA_CMD33 (do not connect to DRAM)	(not used)
FBA_CMD34 (do not connect to DRAM)	DEBUG0
FBA_CMD35 (do not connect to DRAM)	DEBUG1


LID Switch





CAN



IR CAN



eDP Conn.



26





Diagram of the bottom side of the PCB showing 12 test points (H1-H12) and their connections. H1-H7 are connected to ground. H8 is highlighted with a red dashed box and labeled "Place BOT side". H9-H12 are connected to ground.

Place BOT side



RF

EMI request for ISN



+PRWSRC

EMI request for ISN





PROJECT : NLA
Quanta Computer Inc.

Size Custom	Document Number 29-- HP AMP HPA022642RTJR	Rev 1A
Date: Monday, April 09, 2018		Sheet 29 of 56

USB3.0 HOST

DisplayPort Source




ADDR: I2C control bus address. Internally pull down at 150kΩ
 3.3V I/O.
 L: Slave address 0x10-0x2F(default)
 H: Slave address 0x30-0x4F


 DPEQ:DP Receiver equalization setting; Internally pull down at 150kΩ 3.3V I/O.
 L: Compensation for channel loss up to 12dB(Default)
 H: Compensation for channel loss up to 18dB



 CEQ: USB Type-C connector facing Rx channel receiver equalization setting; Internally pull down at 150kΩ 3.3V I/O.
 L: Compensation for channel loss up to 16dB(Default)
 H: Compensation for channel loss up to 18dB

 SSEQ: USB Host facing Rx channel receiver equalization setting; Internally pull down at 150kΩ 3.3V I/O.
 L: Compensation for channel loss up to 12dB(Default)
 H: Compensation for channel loss up to 18dB




Size	Document Number	Rev
	PORTA_TUSB546I MUX	1A
Date:	Monday, April 09, 2018	Sheet 31 of 56











FP need apply



CCG4_BC_ILIM_SEL : S3/S0: LOW-->0.9A
S5: HIGH-->3A



SSD




Pin71 and 73 need connect to CNV WT CLK
But it will impact Debug Card signal
Need verify it.



PROJECT : NLA
Quanta Computer Inc.


Size Custom	Document Number 33 -- SSD/WLAN	Rev 1A
Date: Monday, April 09, 2018		Sheet 34 of 56


PN:AL009665K01



Accelerometer Sensor

LAN Daughter Board





+3VPCU R17825 *10K 4 MBID_0 R17826 10K 4

THRM_MONTOR1
THRM_MONTOR2

C5117 *0.1U/16V_4

C5118 *0.1U/16V_4


CLK_24M_KBC *10 4 R5137 *10P/50V_4 C5100

HWPG C5119 0.1U/16V_4


CLOSE to EC Pin

[9,10,11,13,14,16,17,18,21,22,26,28,29,34,35,36,37,39,46,49,50,54,55] +3V
[10,12,14,28,30,31,32,34,42,43,44,45,46,50,55] +3VS5
[5,21,30,34,36,41,42,46] +3VPCU


KEYBOARD Con.



KEYBOARD PULL-UP




KB LIGHT CONN





Touch Pad Connector

38




FAN





150W/19.5V/7.7A
DC_JACK

DC JACK



ZVS close to DC jack

NLA CFL+ N17P 1214 , 2nd ok

Do Not add test pad on BATDIS_G signal

$I_{dss} < 5\mu A$

Do Not add test pad on BQBATDRV/BATDIS_ID_DOD signal

Place this ZVS close to Far-Far away +VIN

3S1P 52.5Whr

The diagram shows a portion of the MBATT381 battery pack. A blue line representing a wire or trace connects the R1017 resistor to the TEMP pin of the MBATT381 component. The R1017 resistor is shown as a blue rectangle with a blue line passing through it. The TEMP pin is a small circle on the MBATT381 component. The connection is made via a blue line that runs horizontally and then turns vertically to connect to the TEMP pin.



Place this cap
close to EC

ACDET=13V


MIN. BATV=7.2V


Set MAX charge I to 5A

Place this cap
close to EC




USB Charge Support	Ra	Rb
VINE (No support)	Stuff	NA
ENVY (Support)	NA	Stuff





	1.91K	CS21912FB13	0.95V
SKL/KBL		CS22612FB15	1V
CNL/CFL	3.16K	CS23162FB04	1.05V

<= 10ms, full load ready
(Vcc_ST+Vcc_PLL)



Volume Segment

SKY/KBY-U22/U42/U23e
Vcc_IO: 3.4A/1V
Stuff PU601

Volume Segment

SKY/KBY-H 22/42/44e
Vcc_IO: 5.5A/0.95V
Stuff PU601 & merge 1V_deep_sus

Volume Segment

CNL U22
Vcc_IO: 5.1A/0.95V
Vcc_IO: Can merge +1.05V_deep_sus
Unstuff PU603
Unstuff PU601


Default setting

Volume Segment


CFL H6/H4
Vcc_IO: 6.4A/0.95V
Stuff PU603
Unstuff PU601

C10: turn off VCCPLL_OC , VCCIO , VCCSTG

Unstuff PU601=G5027




+3V_DEEP_SUS [9,10,12,13,14,16,18]
+VCCSTG [6]
+3VS5 [10,12,14,28,30,31,32,34,38,42,43,44,46,50,55]
+5VS5 [10,29,30,31,32,33,37,42,43,44,50,51,52,54,56]
+VCCIO [3,6]
+1.05V_DEEP_SUS [10,14,44]
+1.2V_VCCPLL_OC [6]
+1.2VSUS [2,6,10,17,18,43]
+VIN [26,29,39,40,41,42,43,44,46,47,48,49,52,54]




PROJECT : Drax (N17-EX)
Quanta Computer Inc.

Size Custom Document Number **+1.0V/+VCCSTPLL/+VCCIO** Rev 1A
Date: Monday, April 09, 2018 Sheet 45 of 56




+VIN_VCORE [26,29,39,40,41,42,43,44,45,46,48,49,52,54]
 +5VS5 [10,29,30,31,32,33,37,42,43,44,45,50,51,52,54,56]
 +VCC_CORE [7,46,48]
 +VIN [26,29,39,40,41,42,43,44,45,46,48,49,52,54]



Default setting

CFL H6+2 (45W)
 CPU CORE Volt
 Countinue current:80A
 Peak current:128A
 OCP minimum:166A
 LL= 1.8mV/A
 VBOOT=0V
 Address=20h
 4-phase design , Rds=1.05mR



CFL H4+2 (45W)
 CPU CORE Volt
 Countinue current: 60A
 Peak current:86A
 OCP minimum:111.8A
 LL= 1.8mV/A
 VBOOT=0V
 Address=20h
 4-phase design , Rds=3mR


	ALL POWER CLIP	Cout
CFL H6+2	4 phase BAM69300003 ; AOE6930 ;1.05mR	?????????
CFL H4+2	4 phase BAM69360000 ; AOE6936 ;3mR	?????????



Default setting

PROJECT : G3AA -CFL
 Quanta Computer Inc.


Size Custom	Document Number 85 -- +VCC_CORE (MP86903-C)	Rev 1A
Date: Monday, April 09, 2018	Sheet 47 of 56	

+VIN_VCORE [26,29,39,40,41,42,43,44,45,46,47,49,52,54]
+5VS5[10,29,30,31,32,33,37,42,43,44,45,50,51,52,54,56]
+VCC_CORE [7,46,47]
+VIN [26,29,39,40,41,42,43,44,45,46,47,49,52,54]






+3V[9,10,11,13,14,16,17,18,21,22,26,28,29,34,35,36,37,38,39,46,49,54,55]
 +5VS5[10,29,30,31,32,33,37,42,43,44,45,51,52,54,56]
 +3VS5[10,12,14,28,30,31,32,34,36,42,43,44,45,46,55]
 +3VSUS[39]
 +5V[26,27,28,29,34,39,47,48,49,52]
 +3VLAVCC[36]
 +5VPCU[42,44,55]




VGA Core

51

+VIN_VGACORE [40,52]
+5VSS [10,23,30,31,32,33,37,42,43,44,45,50,52,54,56]
1V8_AON [19,21,22,23,55]
NVVDD [22,23,52]




+5V[26,27,28,29,34,39,47,48,49,50]
 +5VSS[10,29,30,31,32,33,37,42,43,44,45,50,51,54,56]
 NVDD[22,23,51]
 +VIN_VGACORE[40,51]
 +VIN[26,29,39,40,41,42,43,44,45,46,47,48,49,54]



	ALL POWER CLIP	Rocp	Cout
N17P G0	BAM69360000 ; AOE6936 ;3mR	14K/110A	????????
N17P G1	BAM69320002 ; AOE6932 ;1.8mR	10.5K/121A	????????


Default setting


Merge NVDD & NVDDS
 N17P-G1 (50W) /N17P-G0(40W)
 EDP-C: 58A/48A
 EDP-P: 101A/92A
 OCP minimum: 121A/110A
 LL=0m V/A




PROJECT : WBC
 Quanta Computer Inc.

Size Custom	Document Number NVDD (RT8813D)	Rev 1A
Date: Monday, April 09, 2018	Sheet 52 of 56	



 NB5	PROJECT : WBC Quanta Computer Inc.		
	Size Custom	Document Number NVDDDS (RT8816A)	Rev 1A
	Date: Monday, April 09, 2018 Sheet 53 of 56		


+5VS5[10,29,30,31,32,33,37,42,43,44,45,50,51,52,54,56]
 +3V[B,10,11,13,14,16,17,18,21,22,26,28,29,34,35,36,37,38,39,46,49,50,55]
 FBVDDQ_MEM[20,22,23,24,25,54]
 +VIN[26,29,39,40,41,42,43,44,45,46,47,48,49,52,54]



N17P-G0 MAX Q/N17P-G1 MAX Q (25W/30W/35W)
N17P-G0/N17P-G1 (40W/50W)
FBVDDQ_MEM=1.5V
EDP-C: 11A
EDP-P: 20A
OCF minimum: 24A
LL=0m V/A

FBVDDQ_MEM	R1	R2
1.55V-1.35V	49.9K	75K
1.5V_1.35V	62K	59K
Fix 1.35V	30K	Open
Fix 1.5V	50K	Open
MEM_VDD_CTRL	FBVDDQ_MEM	
1	1.5V_1.55V	
0	1.35V	



Default setting



+VIN[26,29,39,40,41,42,43,44,45,46,47,48,49,52,54]
 +5VS5[10,29,30,31,32,33,37,42,43,44,45,50,51,52,54,56]
 FBVDDQ_MEM[20,22,23,24,25,54]


+3VS5[10,12,14,28,30,31,32,34,38,42,43,44,45,46,50]
 +5VS5[10,29,30,31,32,33,37,42,43,44,45,50,51,52,54,56]
 1V8_MAIN[19,20,22,23,27]
 1V8_AON[19,21,22,23,51]
 PEX_VDD[19,21]

N17P G0/G1
 1V8_AON
 1V8_MAIN
 NVVDD
 NVVDDS
 PEX_VDD
 FBVDDQ



+1.0V_GFX Volt +/- 5%
 EDP=3.31A
 EDP_peak = TBD
 +1.0V_GFX +/- 5%
 TDC: 0.4A
 EDP: 1A
 OCP: 3.2A

For HW Throttling: Stuff condition: CPU45W & GPU>60W



	R1		
N17P N17S	6.65K	CS26652FB06	1V
N16S GTR	7.5K	CS27502FB11	1.05V



PROJECT : X1Q
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	1.05V_VGA/3V_VGA	1A
Date: Monday, April 09, 2018	Sheet 55 of 56	

